# **END TERM EXAMINATION**

## FIRST SEMESTER [MCA] DECEMBER 2011

Paper Code: MCA 107	Subject: Computer Organization
Time: 3 Hours	Maximum Marks: 60
Note: Q.No. 1 is compulsory. Attempt any question from each unit.	

Q1. Answer the following:

#### (2X10=20)

(7)

(3)

- (a) Why data bus is bidirectional and address bus is unidirectional in most microprocessors?
- (b) What is non-maskable Interrupts?
- (c) What is race around condition?
- (d) Subtract -24 from 21 in 2's complement format.
- (e) Define pipeline speedup and throughput.
- (f) Determine the reverse polish notation for A/(B+C).
- (g) What is software pipelining?
- (h) What happens when an RET instruction at the end of a subroutine is executed?
- (i) What is meant by a dedicated computer?
- (j) Which instructions limit the RISC architecture?

# <u>UNIT-I</u>

Q2. (a) Design multiplexer implementations for the following functions using the	
numerical method. The simulation should be used to check the workings.	
$Z=f(A,B,C,D)=\sum(0,1,2,3,5,7,8,10,12,13,15).$	(5)
(b) Explain the working mechanism of edge triggered and level triggered Flip-Fl	ops. (5)

- Q3. (a) Discuss about various microoperations.
  - (b) Discuss master slave Flip-Flop.

## UNIT-II

- Q4. (a) Explain multiple bus organization in detail.(3)(b) What is a stack? Illustrate the use of stack in subroutine processing with suitable diagram.(7)
- Q5. (a) Discuss the different addressing modes. (6)
  - (b) State the differences between hardwired and micro programmed control unit. (4)

#### <u>UNIT-III</u>

- Q6. (a) Explain how the performance of the instruction pipeline can be improved.(5)(b) Multiply 111010 with 110011 using Booth's algorithm.(5)
- Q7. (a) A four segment pipeline implements a function and has the following delays for each segment: (6)

0	
(b=2)	
Segment	# Maximum delay
1	17
2	15
3	19
4	14
Where c=2ns,	

- (i) What is the cycle time that maximizes performances without allocating multiple cycles to a segment?
- (ii) What is the total time to execute the function through all stages?
- (b) (i) Why does DMA have priority over the CPU when both request a memory transfer?(2)(ii) What is the importance of an I/O interface? (2)

## UNIT-IV

Q8. (a) Consider the design of a three-level memory hierarchy with the following specifications: (6)

Memory Level	Access Time
Cache	t1=20 ns
Main Memory	t2=?
Secondary Memory	t1=2ms

(4)

The design goal is to achieve an effective memory-access time t=800ns with a cache hit ratio h1=0.97 and a hit h2=0.99 in main memory. Find the main memory access time.

(b) State the merits and demerits of associative memory.

- Q9. (a) What is virtual memory? Explain how the logical address is translated into physical address in the virtual memory system with a neat diagram. (5)
  - (b) A digital computer has a memory unit of K X16 and a cache memory of 1K words. The cache uses direct mapping with a block size of four words. How many bits are there in the tag, index, block and word fields of the address format? How many blocks can the cache accommodate? (5)

\*\*\*\*\*\*\*